

# High-Efficiency Large-Area Rear Passivated Silicon Solar Cells With Local Al-BSF and Screen-Printed Contacts

Jiun-Hong Lai, Ajay Upadhyaya, *Member, IEEE*, Saptharishi Ramanathan, Arnab Das, Keith Tate, Vijaykumar Upadhyaya, Aditya Kapoor, Chia-Wei Chen, and Ajeet Rohatgi, *Fellow, IEEE*

**Abstract**—This paper describes the cell design and technology on large-area (239 cm<sup>2</sup>) commercial grade Czochralski Si wafers using industrially feasible oxide/nitride rear passivation and screen-printed local back contacts. A combination of optimized front and back dielectrics, rear surface finish, oxide thickness, fixed oxide charge, and interface quality provided effective surface passivation without parasitic shunting. Increasing the rear oxide thickness from 40 to 90 Å in conjunction with reducing the surface roughness from 1.3 to 0.2 μm increased the  $V_{oc}$  from 640 mV to 656 mV. Compared with 18.6% full aluminum back surface field (Al-BSF) reference cell, local back-surface field (LBSF) improved the back surface reflectance (BSR) from 65% to 93% and lowered the back surface recombination velocity (BSRV) from 310 to 130 cm/s. Two-dimensional computer simulations were performed to optimize the size, shape, and spacing of LBSF regions to obtain good fill factor (FF). Model calculations show that 20% efficiency cells can be achieved with further optimization of local Al-BSF cell structure and improved screen-printed contacts.

**Index Terms**—Passivation, photovoltaics, silicon, solar cells, surface charging.

## I. INTRODUCTION

SILICON solar cells with full-area screen-printed aluminum back surface field (Al-BSF) currently dominate the commercial market because of simplicity and lower manufacturing cost. However, this structure has serious limitations of achieving  $\geq 20\%$  efficiencies, especially on thinner wafers. The primary disadvantages of full-area Al-BSF are high back-surface recombination velocity ( $> 300$  cm/s) and the low back-surface reflectance ( $\sim 65\%$ ), which limit the cell performance. In addition, full Al-BSF warps the thin wafers, presenting a barrier to lower cost thinner cells. The high-efficiency passivated emitter with local rear contacts has been made on a laboratory scale to overcome the shortcomings of full-area Al-BSF cells [1]. However, cost-effective production of such cells still

remains a challenge [2]. This paper presents the understanding and development of a process sequence that incorporates single-side texturing, optimized front and back oxide/nitride surface passivation, appropriate surface finish, and optimally designed local Al-BSF and contacts to achieve peak efficiency of 19.6% [3]–[7]. This paper highlights the importance and optimization of wet chemical-etching processes for the rear-side planarization, which was studied as a function of surface roughness, light trapping, and surface passivation quality. The second part of this paper addresses the optimization of the oxide thickness and its correlation with surface roughness, which was studied in terms of implied  $V_{oc}$ , oxide charge  $Q_{ox}$ , and interface state density or quality ( $IQF$ ). This helped in eliminating the rear parasitic shunting. This is because the desired dielectric layer not only needs to provide high-quality passivation but also contain either a moderate positive charge density or a high negative charge density to avoid the formation of an inversion layer underneath the oxide. The inversion layer gives rise to parasitic shunt if it gets connected to the rear contact points. Besides the necessity of having high quality dielectric, a formation of a high quality and uniform local back-surface field (LBSF) is also important for reducing the parasitic shunt at the edges of back contacts [8]. Finally, a 2-D model was used to perform device simulations to optimize the design and spacing of rear point contacts to minimize the combined effect of resistive and recombination losses.

## II. EXPERIMENT

Production size 239-cm<sup>2</sup> Si cells were fabricated on 160-μm-thick p-type boron-doped Czochralski (Cz) wafers with a base resistivity of 2.5 Ω·cm. Fig. 1 shows the structure of our Delta-STAR cell which has local Al-BSF through a dielectric rear passivation. This structure gave cell efficiencies of 20% in our laboratory on 4 cm<sup>2</sup>, p-type boron-doped float-zone silicon wafer with screen-printed contacts [9], [10]. However, several process modifications had to be performed to achieve high efficiency on commercial grade 239 cm<sup>2</sup> Cz wafers.

The fabrication process begins with saw damage removal in a heated potassium hydroxide solution (chemical formula: KOH) followed by alkaline texturing of both sides of the silicon wafers. To investigate the effect of rear surface roughness on the cell performances, one side of the wafers was planarized using various combinations of alkaline concentration, etching time, and process temperature. Implantation

Manuscript received June 15, 2011; revised July 12, 2011; accepted July 14, 2011. Date of publication August 30, 2011; date of current version October 27, 2011.

J.-H. Lai, A. Upadhyaya, R. Ramanathan, A. Das, K. Tate, V. Upadhyaya, A. Kapoor, and C.-W. Chen are with the University Center of Excellence for Photovoltaics, Georgia Institute of Technology, Atlanta, GA 30332 USA (e-mail: jhlai@gatech.edu; ajay.upadhyaya@ece.gatech.edu; gtg063v@mail.gatech.edu; arnab.das@gatech.edu; ktate@r-globgold.com; vu7@mail.gatech.edu; aditya.kapoor@gatech.edu; rickychen91@gmail.com).

A. Rohatgi is with the Georgia Institute of Technology, Atlanta, GA 30332 USA, and also with Suniva, Inc., Norcross, GA 30092 USA (e-mail: ajeet.rohatgi@ece.gatech.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JPHOTOV.2011.2163151




Fig. 1. Structure of Delta-STAR cell with rear dielectric passivation and point contacts.

energy, dose, and anneal conditions were selected to achieve 100  $\Omega$ /sq. sheet resistance in the field and 50  $\Omega$ /sq. under the grid area of the selective emitter. *In situ* thin oxides were grown on both surfaces during the implant anneal. To investigate the impact of dielectric on the rear passivation, three different oxide thicknesses in the range of 40–110  $\text{\AA}$  were grown at 840  $^{\circ}\text{C}$  and studied by a combination of  $C$ – $V$  measurements and cell parameters. A plasma-enhanced chemical vapor deposition (PECVD)  $\text{SiN}_x$  film was deposited on the front and rear side to cap the oxide. Then, a UV laser (355-nm wavelength with nanosecond pulsewidth) was used to open vias through the rear dielectric stack. Finally, Ag grid was screen printed on the front and fritless Al on the rear dielectric followed by cofiring in a belt furnace. Notice that the cell had no solderable back pads.

The effect of surface roughness of the planarized rear side of the cells was studied using confocal laser microscopy and the long-wavelength reflectance measurements. The dielectric passivation was monitored using the effective minority carrier lifetime measured by Sinton’s quasi-steady-state photoconductivity method [11]. The oxide charges  $Q_{\text{ox}}$  and interface quality factor ( $IQF$ ) were extracted from the contactless  $C$ – $V$  measurements using a SemiTest SCA-2500 surface charge probe measurements [12].

### III. RESULTS AND DISCUSSION

#### A. Effect of Surface Roughness on Surface Passivation Properties

To study the impact of surface roughness on cell efficiency, Delta-STAR solar cells were fabricated using two planarizing etching recipes resulting in average surface roughness 0.746 and 0.205  $\mu\text{m}$ , respectively, in addition to double-side texturing with no planarization treatment and 1.3  $\mu\text{m}$  surface roughness. The roughness of difference surfaces was calculated according to

$$R_a = \frac{1}{n} \sum_{i=1}^n |y_i| \quad (1)$$

where  $R_a$  is the arithmetic average of the absolute values of height  $y_i$  and  $n$  is the sampling points over an evaluation area of 258  $\mu\text{m} \times 258 \mu\text{m}$ .

The cell  $I$ – $V$  characteristics are listed in Table I. All other process parameters were kept the same. The highest cell ef-

TABLE I  
BEST IV RESULTS OF Cz-Si DELTA-STAR CELLS WITH DIFFERENTLY ETCHED REAR SURFACES

Recipe	Roughness [ $\mu\text{m}$ ]	$V_{\text{oc}}$ [mV]	$J_{\text{sc}}$ [ $\text{mA}/\text{cm}^2$ ]	FF [%]	$\eta$ [%]
A	0.205	656	38.1	76.8	19.2
B	0.746	650	38.4	75.7	18.9
C	1.301	646	37.1	74.8	17.9
Baseline	-	638	37.0	78.8	18.6

The cell area is 239  $\text{cm}^2$ .

iciency of over 19.2% was achieved on the smoothest surface with Recipe A treatment while the double-side texturing (Recipe C) gave the lowest efficiency (17.9%). Table I also shows the cell data for a baseline cell with full Al-BSF and no dielectric passivation. Recipe A gave an open-circuit voltage  $V_{\text{oc}}$  gain of above 18 mV compared to the baseline full Al-BSF cell. About 8-mV increase in  $V_{\text{oc}}$  resulted from replacing full Al-BSF by dielectric passivation and another 10 mV resulted from planarizing the back. Cells with the smoothest surface showed the best electrical parameters. In contrast, double-side texturing gave cell performance below the baseline full Al-BSF cell with a significant reduction in all the cell performance. Notice that the highest short-circuit current was obtained for Recipe B. This is partly because smaller amount of silicon surface is etched by Recipe B, resulting in slightly thicker (175  $\mu\text{m}$ ) cell that absorbs more photons. Best Recipe A resulted in 150- $\mu\text{m}$ -thick cell. Finally, the fill factor increased monotonically with decreasing surface roughness.

The aforementioned planarization study highlights the importance of having an optimized rear surface as it relates to  $I$ – $V$  parameters. In order to assess the enhanced optical performance of the solar cell, PC1D device modeling program was used to quantify the BSR value by matching the calculated and measured escaped reflectance [13]. The analysis gave a BSR value of  $\sim 65\%$  for the conventional full Al-BSF cell and  $\sim 93\%$  for the Recipe A cell. Notice that cell A has 0.3  $\text{mA}/\text{cm}^2$  lower current compared to cell B, in spite of superior BSR. This is partly because cell A is 20  $\mu\text{m}$  thinner than cell B; otherwise, cell A would have been even higher than 19.2%.

#### B. Combined Effect of the Rear Surface Roughness and Oxide Thickness on Surface Passivation

Next, we studied the combined effect of the rear surface roughness and oxide thickness on surface passivation quality using surface morphologies A and B (see Table I) in conjunction with different oxide thicknesses in the range of 40–110  $\text{\AA}$ . We measured the fixed oxide charge and  $IQF$  (proportional to the density of interface state) since they are crucial to the performance of dielectric passivated local Al-BSF solar cells [14]. Low positive charge density in a passivating dielectric is desirable for p-base cells because it can avoid inversion-layer-induced parasitic shunting at the silicon/dielectric interface. High positive charge leads to inversion. In addition, low interface state density gives superior passivation due to the lower surface recombination velocity.




Fig. 2. Effect of oxide thickness on oxide charge and interface quality for an oxide growth on a smooth surface.

The density of the fixed oxide charge  $Q_{ox}$  and interface states  $D_{it}$  was extracted from the  $C-V$  measurements on samples using a SemiTest SCA-2500. The SCA measurement is an electrooptical extension of the  $C-V$  method. It works by shining modulated light on the semiconductor and measuring the resulting ac surface photocurrent. It determines the induced charge per unit area at the semiconductor surface  $Q_{ind}$  and the width of the surface depletion layer,  $W_d$ . From the set of  $W_d$  versus  $Q_{ind}$  data collected, the tool computes the oxide charge  $Q_{ox}$  and the density of interface states  $D_{it}$ . When the interface state density is very low ( $<10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$ ), the SCA-2500 provides an  $IQF$  to characterize the interface states. The  $IQF$  is given by

$$IQF = \frac{1}{qN_{sc}} \frac{dQ_{ind}}{dW_d} \quad (2)$$

where  $N_{sc}$  is the dopant concentration of the wafer being measured,  $Q_{ind}$  is the induced charge, and  $W_d$  is the depletion width. The  $IQF$  is related to the interface state density by

$$D_{it} = \left( \frac{\epsilon_s}{q^2 W_d} \right) (IQF - 1). \quad (3)$$

The  $IQF$  lies between 0 and 100. A value of 0 represents a perfect interface between silicon and silicon oxide, while a value of 100 represents the worst interface. The detailed derivations of (2) and (3) could be found in [12].

Fig. 2 shows the  $Q_{ox}$  and  $IQF$  for various oxide thicknesses. The thicker oxides showed higher fixed oxide charge density and a slightly lower interface factor, both are good for passivation. High fixed oxide charge exhibits a good field-effect passivation; however, too much positive charge ( $>2E11/\text{cm}^2$ ) may cause inversion and lead to a parasitic shunt if the inversion layer gets shunted by local rear contacts [15].

Fig. 3 shows that the  $S$  value for the 90 Å As-grown oxide was 187 cm/s. After the PECVD-SiNx coating, the  $S$  value reduced to 122 cm/s. The  $S$  value increased only slightly to 135 cm/s after the high-temperature contact firing process (750 °C/s), which should provide appreciable improvement in the open-circuit voltages or efficiency because the full Al-BSF cell has a BSRV value of  $\geq 300$  cm/s.




Fig. 3. Surface recombination velocity after the oxide growth, nitride cap and simulated contact firing at  $\sim 750$  °C.

TABLE II  
BEST IV RESULTS OF COMBINED EFFECT OF OXIDE THICKNESS AND SURFACE ROUGHNESS ON CELL PARAMETER OF DELTA-STAR CELLS

Oxide thickness [Å]	Surface roughness [μm]	$V_{oc}$ [mV]	$J_{sc}$ [mA/cm <sup>2</sup> ]	FF [%]	$\eta$ [%]
40	0.746	640	37.6	74.6	18.0
	0.205	641	37.7	76.0	18.4
90	0.746	652	38.4	77.0	19.3
	0.205	656	38.1	77.8	19.4




Fig. 4. IQE and reflectance comparison of Delta-STAR and Al-BSF cell. (Solid lines represent measured IQE and reflectance.)

Table II shows that 19.4% efficient Delta-STAR cells ( $239 \text{ cm}^2$ ) were achieved on  $2.2\text{-}\Omega\cdot\text{cm}$  Cz Si by a right combination of surface finish and oxide/PECVD-SiNx stack with 90-Å oxide. This LBSF process gave 17-mV improvement with a  $V_{oc}$  of 656 mV and 1.1 mA/cm<sup>2</sup> improvement with a  $J_{sc}$  of 38.1 mA/cm<sup>2</sup> compared with the baseline full Al-BSF cell. The FF was 77.8%.

In order to explain these improvements, reflectance and internal quantum efficiency (IQE) measurements were performed on a 18.6% efficiency full Al-BSF cell and a 19.3% efficient LBSF cell. It is clear that Delta-STAR cell has much higher BSR and much lower BSRV as indicated by much higher




Fig. 5. Experimental data for 239 cm<sup>2</sup> Delta-STAR cells with 130-μm contact width and various contact spacing. Each contact spacing contains five cells.

escape reflectance ( $\lambda > 1.0 \mu\text{m}$ ) and long wavelength IQE ( $\lambda > 0.9 \mu\text{m}$ ) in Fig. 4. PC1D modeling was used to match the experimental  $I$ - $V$  and IQE data to extract BSRV and BSR values. This analysis revealed an increase in BSR value from 71% to 93% and a decrease in BSRV from 310 to 130 cm/s. Both experimental and model data agreed very well in Fig. 4, using a  $Q_{\text{ox}}$  value of 2E11 in the dielectric.

### C. Effect of Point Contact Spacing on the Rear Side

The aforementioned cells were fabricated with  $130 \mu\text{m} \times 130 \mu\text{m}$  vias with a pitch of  $800 \mu\text{m}$  which was found to be the source of low FF (77.0%) in the 19.3% cell. Therefore, we optimized this contact design using a 2-D device model and established the right combination of the rear contact spacing and opening of the vias [14]. The simulated solar cell efficiency,  $J_{\text{sc}}$ ,  $V_{\text{oc}}$ , and FF values were calculated as a function of contact spacing and SRV values at the p-p+ interface for 75- and 150-μm-wide square shaped contacts. Simulations showed that the optimal spacing is smaller for a smaller contact width and the optimal spacing increases with the increase in the effective SRV at the p-p+ interface recombination. This is because optimal spacing is the result of the competition between the resistive and the contact recombination losses [16]. Increasing the spacing increases the resistive loss but decreases the contact recombination, which in turn increases the series resistance and  $V_{\text{oc}}$  but lowers the fill factor. These calculations gave an optimal spacing of  $500 \mu\text{m}$  for the  $150 \mu\text{m} \times 150 \mu\text{m}$  square openings for a lower SRV value. Fig. 5 shows the corresponding experimental data for  $\sim 130 \mu\text{m} \times 130 \mu\text{m}$  vias which produced the best cell performance of 19.6% at  $500 \mu\text{m}$  spacing for our cells with a BSRV of 130 cm/s and  $Q_{\text{ox}}$  of 2E11. This is entirely consistent with the 2-D modeling.

Table III shows the cell parameters of 19.3–19.6% efficient Delta-STAR cells with all the optimized parameters, namely 0.205-μm surface roughness, 90-Å oxide thickness, and 500-μm spacing for 130-μm-wide square contacts.

TABLE III  
LIST OF 19.3–19.6% OF DELTA-STAR CELLS

ID	$V_{\text{oc}}$ [mV]	$J_{\text{sc}}$ [mA/cm <sup>2</sup> ]	FF [%]	$\eta$ [%]
S-1	656	38.5	77.8	19.6*
S-2	654	38.3	77.7	19.5
S-3	654	38.2	77.0	19.3
S-4	654	38.5	77.2	19.5
S-5	655	38.3	77.6	19.5
S-6	655	38.2	77.2	19.3
S-7	655	38.6	77.4	19.6*
Average	655	38.4	77.4	19.5




Fig. 6. Post LID efficiency versus initial LID efficiency data for Delta-STAR cells and baseline cells.

Fig. 6 shows the light-induced degradation (LID) in Delta-STAR cell and the baseline Al-BSF cell. The Delta-STAR cell loses  $\sim 0.3\%$  (abs.) in efficiency, while the baseline Al-BSF cell drops just  $\sim 0.2\%$  (abs.) after 24-h illumination with white light. This confirms our study in [17] that cell designs that improve efficiency by improving surface passivation suffer a greater loss due to LID.

## IV. CONCLUSION

This paper shows quantitatively that back-surface finish, rear oxide thickness, dielectric charge and interface quality, and LBSF design, all play an important role in providing excellent back passivation without rear parasitic shunting. This know-how was applied to fabricated cells with all the optimized parameters, namely 0.205-μm surface roughness, 90-Å oxide thickness, and 500-μm spacing for 130-μm-wide square contacts. This resulted in 19.6% efficient, 239-cm<sup>2</sup> screen-printed Cz-Si solar cells with the  $V_{\text{oc}}$  of 656 mV,  $J_{\text{sc}}$  of 38.5 mA/cm<sup>2</sup>, and FF of 77.8%. This rear dielectric passivation and contact scheme improved the BSRV value from 70% to 93% and lowered the BSRV from 310 to 130 cm/s relative to the full Al-BSF reference cell. This is one of the highest efficiency screen-printed 239-cm<sup>2</sup> p-type LBSF Cz-Si solar cells to date.

## REFERENCES

- [1] A. W. Blakers, A. Wang, A. M. Milne, J. Zhao, and M. A. Green, "22.8% efficient silicon solar cell," *App. Phys. Lett.*, vol. 55, pp. 1363–1365, 1989.
- [2] A. Rohatgi, A. Ristow, A. Das, and S. Ramanathan, "Road to cost effective silicon PV," in *18th Int. Photovoltaic Solar Energy Conf. Exh., Indian Assoc. Cultivation Sci. Tech. Dig.*, Kolkata, India, 2009.
- [3] S. Gatz, H. Hannebauer, R. Hesse, F. Werner, A. Schmidt, T. Dullweber, J. Schmidt, K. Bothe, and R. Brendel, "19.4%-efficient large-area fully

screen-printed silicon solar cells," *Physica Status Solidi*, vol. 5, pp. 147–149, 2011.

- [4] K. A. Münzer, J. Schöne, A. Teppe, R. E. Schlosser, M. Hein, D. Hammer, S. Hüls, M. Hanke, S. Keller, and P. Fath, "Advance rear side technology for industrial high efficiency solar cells," in *Proc. 25th Eur. Photovoltaic Solar Energy Conf. Exh.*, Valencia, Spain, 2010, pp. 2314–2318.
- [5] D. Niinobe, H. Morikawa, S. Hiza, T. Sato, S. Matsuno, H. Fujioka, T. Katsura, T. Okamoto, S. Hamamoto, T. Ishihara, and S. Arimoto, "Large-size multi-crystalline silicon solar cells with honeycomb textured surface and point-contacted rear toward industrial production," *Sol. Energy Mater. Sol. Cells*, vol. 95, pp. 49–52, 2011.
- [6] A. R. Burgers, R. C. G. Naber, A. J. Carr1, P. C. Barton1, L. J. Geerligs, J. Xiong, G. Li, W. Song, H. An, Z. Hu, P. R. Venema, and A. H. G. Vlooswijk, "19% efficient n-type Si solar cells made in pilot production," in *Proc. 25th Eur. Photovoltaic Solar Energy Conf. Exh.*, Valencia, Spain, 2010, pp. 1106–1109.
- [7] A. Rohatgi and D. Meier, "Developing novel low-cost, high-throughput processing techniques for 20%-efficient monocrystalline silicon solar cells," *Photovoltaics Int.*, vol. 10, pp. 87–93, 2010.
- [8] S. Dauwe, L. Mittelstadt, A. Metz, and R. Hezel, "Experimental evidence of parasitic shunting in silicon nitride rear surface passivated solar cells," *Progress Photovoltaics*, pp. 271–278, 2002.
- [9] T. Krygowski and A. Rohatgi, "A novel processing technology for high-efficiency silicon solar cells," *J. Electrochem. Soc.*, vol. 3, pp. 1141–1146, 1999.
- [10] S. Ramanathan, V. Meemonqkotkiat, A. Das, A. Rohatgi, and I. Koehler, "Fabrication of 20% efficient cells using spin-on based simultaneous diffusion and dielectric anneal," in *Proc. 34th IEEE Photovoltaic Spec. Conf.*, 2009, pp. 2150–2153.
- [11] R. Sinton and A. Curvas, "Contactless determination of current-voltage characteristics and minority-carrier lifetimes in semiconductors from quasi-steady state photoconductance data," *Appl. Phys. Lett.*, vol. 69, no. 17, pp. 2510–2512, 1996.
- [12] *SCA-2500 Surface Charge Analyzer User Manual*, SemiTest, Billerica, MA, 1998.
- [13] P. A. Basore, "Numerical modeling of textured silicon solar cells using PC-1D," *IEEE Trans. Electron Devices*, vol. 37, no. 2, pp. 337–343, Feb. 1990.
- [14] S. W. Glunz, D. Biro, S. Rein, and W. Wart, "Field-effect passivation of the SiO<sub>2</sub>/Si interface," *J. Appl. Phys.*, vol. 1, pp. 683–691, 1999.
- [15] V. Meemongkolkiat, "Development of high efficiency monocrystalline si solar cells through improved optical and electrical confinement," Ph.D. dissertation, Georgia Inst. Technol., Atlanta, GA, 2008.
- [16] G. Agostinelli, J. Szlufcick, P. Choulal, and G. Beaucarne, "Local contact structures for industrial PERC-type solar cells," in *Proc. 20th Eur. Photovoltaic Sol. Energy Conf.*, Barcelona, Spain, Jun. 6–10, 2005, pp. 942–945.
- [17] A. Das and A. Rohatgi, "The impact of cell design on light induced degradation in p-type silicon solar cells," in *Proc. 37th IEEE Photovoltaic Spec. Conf.*, 2011.



**Jiun-Hong Lai** received the B.S. degree in electrical engineering from the Chung-Hua University, Hsinchu, Taiwan, in 1996 and the M.S. degree in electrical and control engineering from the National Chiao-Tung University, Hsinchu, in 1997. He also received the M.S. degree from the Georgia Institute of Technology, Atlanta, in 2010, where he is currently working toward the Ph.D. degree under the guidance of Dr. A. Rohatgi with the University Center of Excellence for Photovoltaics.

He was a Research Assistant in the Department of Bio-Industrial Mechatronics Engineering, National Taiwan University, Taipei, Taiwan. As a Principle Engineer with the Taiwan Semiconductor Manufacturing Company from 2000 to 2007, he was responsible for developing the control system for gate formation of semiconductor devices. He has been awarded two patents in the field of advanced process control. His research interests include design and fabrication of commercial grade low-cost high-efficiency silicon solar cells.

Mr. Lai received the Best Student Paper Award at the 37th IEEE Photovoltaics Specialists Conference in Seattle, WA, in 2011.



**Ajay Upadhyaya** (M'01) was born on August 10, 1974, in India. He received the B.Sc. degree in electrical engineering from the Georgia Institute of Technology, Atlanta, in 2001 and the M.B.A. degree in marketing from Mercer University, Macon, GA, in 2006.

He has been with the Georgia Institute of Technology since 2001 in many capacities. He started as a Research Engineer I and was promoted to a Research Engineer II during his career. He has been serving as the Operations Manager with research duties for the University Center of Excellence for Photovoltaics with the Georgia Institute of Technology. He is the author or coauthor of more than 40 publications in journals and conferences. His current research interests include making monocrystalline silicon solar cells more efficient and cost effective through technology innovation. His past research interests were to enhance lower quality silicon materials such as multicrystalline, ribbon, and edge-defined film-fed growth silicon to enhance the quality and performance of solar cells through existing processing steps.

Mr. Upadhyaya is on the Board of Directors of the Energy and Environment Expo. He received the Best Researcher Award in 2004 from the Georgia Institute of Technology.



**Saptharishi Ramanathan** was born in Chennai, India, in 1980. He received the B.Tech. degree in metallurgical engineering from the Indian Institute of Technology Madras, Chennai, in 2002 and the M.Sc. degree in engineering science from Pennsylvania State University, University Park, in 2004. He is currently working toward the Doctoral degree with the School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta.

His research interests include the fabrication of high-efficiency crystalline silicon solar cells.



**Arnab Das** received the B.S. degree in computer engineering from the Georgia Institute of Technology, Atlanta, in 2004, where he is currently working toward the Ph.D. degree in electrical engineering with the University Center of Excellence for Photovoltaics.

His current research interests include the fabrication and characterization of silicon photovoltaic devices with emphasis on surface passivation and optical trapping.



**Keith Tate** studied at the Georgia Institute of Technology (Georgia Tech), Atlanta, and co-op'd with the Georgia Tech Microelectronics Research Center from 1988 until being hired by the University Center of Excellence in Photovoltaics Research and Education (UCEP) in 1992.

He has been a member of UCEP for the last seven years, specializing in process development and equipment optimization for front-end device fabrication, along with developing Excel-based computer models for device characterization and what-if projections.



**Vijaykumar Upadhyaya** received the B.Sc. degree in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, in 2003.

He is a Research Engineer. He was also a Co-op student during his studies and worked for SoC Solutions, Tech Center, and the University Center of Excellence in Photovoltaics Research and Education (UCEP). After graduation, his interest in solar cell manufacturing made him a Full Time Research Engineer at UCEP, Georgia Institute of Technology, where he contributed to the development, fabrication, and characterization of low-cost, high-efficiency, Czochralski, and float-zone silicon solar cells. He has co-authored various technical papers, journals, and proceedings. He has also worked on emitter wrap-through/interdigitated back-contact solar cell research that helped James Gee of Advent Solar, Inc. He is also responsible for sponsored research in various paste-manufacturing companies like Ferro, Hereaus, Dupont, BASF, Cermet, and he currently works with companies like Suniva in advanced solar cell structures and advanced processing using screen-printed technology.



**Aditya Kapoor** received the B.E. degree in electronics and communications from Maharshi Dayanand University, Rohtak, India, in 2004 and the M.S. degree from Michigan Technological University, Houghton, in 2006, where he was involved in the characterization and optimization of focused ion beam patterned tunneling barriers for use in single-electron transistors.

Prior to joining the team of scientists and engineers with the University Center of Excellence in Photovoltaics Research and Education, he was with the Integrated Microelectromechanical Systems Group, Georgia Institute of Technology, Atlanta (2006–2008), where he led a team of students and engineers to develop novel fabrication processes for high-frequency micromachined bandpass filters. His interest and deep understanding of semiconductor processing is now being put to work toward the development of low-cost high-efficiency c-silicon solar cells. He is also actively contributing to the development of metallization processes for next-gen cells.



**Chia-Wei Chen** was born in Taipei, Taiwan, in 1986. He received the B.S. degree from the Department of Electrical Engineering, National Taiwan University, Taipei, in 2008. After his military service, he joined the Ph.D. program at the School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta.

He joined the University Center of Excellence for Photovoltaics, Georgia Institute of Technology, in 2010. His research interests include the fabrication and characterization of screen-printed low-to-medium concentrator silicon solar cells.



**Ajeet Rohatgi** (F'08) received the B.S. degree in electrical engineering from the Indian Institute of Technology, Kanpur, India, in 1971, the M.S. degree in materials engineering from the Virginia Polytechnic Institute and State University, Blacksburg, in 1973, and the Ph.D. degree in metallurgy and material science from Lehigh University, Bethlehem, PA, in 1977.

He is currently a Regents' Professor and a Georgia Power Distinguished Professor with the School of Electrical Engineering, Georgia Institute of Technology (Georgia Tech), Atlanta. He is the Founding Director of the University Center of Excellence for Photovoltaic Research and Education, Georgia Tech, and the Founder and CTO of Suniva, Inc., Norcross, GA. Before joining the Electrical Engineering Faculty at Georgia Tech, in 1985, he was a Westinghouse Fellow with the Research and Development Center, Pittsburgh, PA. He has published more than 370 technical papers in this field and has been awarded 11 patents. His current research interests include the development of cost and efficiency roadmaps for attaining grid parity with Silicon photovoltaics (PV), understanding of impurity effects in silicon solar cells, gettering and passivation of defects in solar grade silicon, rapid thermal processing of solar cells, design and fabrication of low-cost high efficiency cells on mono and multicrystalline silicon, and the design, performance and economics of photovoltaic systems.

Dr. Rohatgi is on the Editorial Board of several PV publications and served as the General Chair for the 28th IEEE Photovoltaic Specialists Conference in Alaska in 2000. He received the Westinghouse Engineering Achievement Award in 1985 and the Georgia Tech Distinguished Professor Award in 1996 for his research on high-efficiency solar cells. In 2003, he received the IEEE Photovoltaic Specialists Conference William Cherry Award and the National Renewable Energy Laboratory/Department of Energy Rappaport Award for his contributions to Photovoltaics. In 2007, he received the Georgia Institute of Technology Outstanding Research Program Development Award. In 2008, he was recognized as one of the five most influential people in renewable energy by *Power Finance and Risk Magazine* and by the Georgia Sierra club for his efforts to help move both Georgia and the U.S. into a clean energy economy through his solar energy research at Georgia Tech. In 2009, he received the Invention Award for conservation and pollution-curbing efforts from the Atlanta Business Chronicle, the Climate Protection Award as the Dedication and Technical Innovation in Photovoltaics from the Environmental Protection Agency, and the Hoyt Clark Hottel Award as the Outstanding Educator and Innovator in the field of photovoltaics from the American Solar Energy Society.